XCKU115-1FLVA1517I [Taihang Semiconductor] Original XILINX package [Taihang Semiconductor]

A single Artix-7FPGA can replace 9 ASSPs, and can also significantly reduce cost, power consumption and size. Today, more than 4 million "smart" devices are in use in the wired communication architecture; and video on demand is ubiquitous; in addition, Internet traffic is growing at a rate of more than 70% every year, so invisible, the wired communication architecture is built with never-ending bandwidth demands. On the application side, it is required to meet current and future standards, connect to numerous endpoint devices, increase performance by 3X while maintaining low power and a small footprint, and support the "Interlaken" protocol. However, with the advent of the ultra-high-end FPGA Virtex-7 (the world's first single-chip 300G programmable bridge), since Virtex-7 chips are comparable to ASICs in performance, bandwidth, and power consumption, and compared to non-power-optimized device compared.

XCV800-4FG676CES

XCV800-4FG676I

XCV800-4FG680

XCV800-4FG680C

XCV800-4FG680I

XCV800-4FGG680C

XCV800-4FGG680I

XCV800-4HI240C

XCV800-4HI240I

XCV800-4HQ240C

XCV800-4HQ240CES

XCV800-4HQ240I

XCV800-5BG432C

XCV800-5BG432CES

XCV800-5BG432I

XCV800-5BG560

XCV8005BG560C

XCV800-5BG560C

XCV800-5BG560CES

XCV800-5BG560I

XCV800-5BG560I0703

XCV800-5BG680

XCV800-5BGG432C

XCV800-5BGG432I

XCV800-5BGG560C

XCV800-5BGG560I

However, the performance is not as good as BRAM. After all, BRAM is dedicated. Generally, distributed RAM is used when BRAM resources are not enough. On the contrary, BRAM is composed of a certain number of fixed-size storage blocks. The use of BRAM resources does not occupy additional logic resources, and the speed is fast, but the BRAM resources consumed can only be an integer multiple of its block size when used, even if you only store 1bit also occupies a BRAM. The size of a BRAM is 36KBits, and it is divided into two small BRAMs of 18KBits each, arranged into two upper and lower blocks, the upper half is RAMB18 and the lower half is RAMBFIFO36. When the BRAM can be set as a FIFO when the FIFO is instantiated, no additional CLB resources are used, and this part of the RAM is a true dual-port RAM. The logic cell array LCA (LogicCellArray) adopted by the FPGA includes three parts: the configurable logic module CLB (ConfigurableLogicBlock), the output input module IOB (InputOutputBlock) and the internal interconnect line (Interconnect).